



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No.: CYPR-CD00232

Inventor(s): Warren Snyder

Serial No.: 10/033,027

Group Art Unit:

Filed: 10/01/01

Examiner:

Title: PROGRAMMABLE SYSTEM ON A CHIP

RECEIVED

MAR 03 2003

Technology Center 2100

The Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(b)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(b) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following U.S. Patents:

Pat. No.	Pat. Title	Grant Date
~ 6,144,327	PROGRAMMABLY INTERCONNECTED PROGRAMMABLE DEVICES	11/07/00
~ 5,202,687	ANALOG TO DIGITAL CONVERTER	04/13/93
~ 5,880,598	TILE-BASED MODULAR ROUTING RESOURCES FOR HIGH DENSITY PROGRAMMABLE LOGIC DEVICE	03/09/99
h 6,304,101	PROGRAMMABLE LOGIC DEVICE, INFORMATION PROCESSING SYSTEM, METHOD OF RECONFIGURING PROGRAMMABLE LOGIC DEVICE AND METHOD COMPRESSING CIRCUIT INFORMATION FOR PROGRAMMABLE LOGIC DEVICE	10/16/01
h 5,426,378	PROGRAMMABLE LOGIC DEVICE WHICH STORES MORE THAN ONE CONFIGURATION AND MEANS FOR SWITCHING CONFIGURATIONS	06/20/95
~ 5,828,693	SPREAD SPECTRUM FREQUENCY HOPPING READER SYSTEM	10/27/98
~ 5,703,871	FACILITATES DATA LINK HANDLER IN A PERFORMANCE MONITORING AND TEST SYSTEM	12/30/97
h 6,018,559	CHAIN-CONNECTED SHIFT REGISTER AND PROGRAMMABLE LOGIC CIRCUIT WHOSE LOGIC FUNCTION IS CHANGEABLE IN REAL TIME	01/25/00
h 6,191,660	PROGRAMMABLE OSCILLATOR SCHEME	02/20/01
~ 5,939,949	SELF-ADJUSTING STARTUP CONTROL FOR CHARGE PUMP	08/17/99
h 6,157,270	CURRENT SOURCE IN PHASE LOCKED LOOP	12/05/00
~ 4,138,671	PROGRAMMABLE HIGHLY TEMPERATURE AND SUPPLY INDEPENDENT OSCILLATOR	12/06/79
~ 5,633,766	SELECTABLE TRIMMING CIRCUIT FOR USE WITH A DIGITAL TO ANALOG CONVERTER	05/27/97
h 6,166,367	MAGNETIC DISK STORAGE APPARATUS WITH PHASE SYNC CIRCUIT HAVING CONTROLLABLE RESPONSE CHARACTERISTICS	12/26/00
h 5,600,262	PROGRAMMABLE ANALOG ARITHMETIC CIRCUIT FOR IMAGING SENSOR	02/04/97
	INTEGRATED CIRCUIT FACILITATING SIMULTANEOUS PROGRAMMING OF MULTIPLE ANTIFUSES	

AZEEMI ET AL.

10/033027

02/21/03

5,414,308 HIGH FREQUENCY CLOCK GENERATOR WITH MULTIPLEXER
5,258,760 DIGITALLY DUAL-PROGRAMMABLE INTEGRATOR CIRCUIT
5,563,526 PROGRAMMABLE MIXED-MODE INTEGRATED CIRCUIT
ARCHITECTURE
6,225,866 SERIES CONNECTED MULTISTAGE LINEAR FET AMPLIFIER
CIRCUIT

05/09/95-LEE et AL.
11/02/93-Moody et AL.
10/08/96-HASTINGS et AL.
05/01/01 KUBOTA et AL.

The Examiner's attention is respectfully directed to the following Related Pending U.S. Patent Applications:

CYPR-CD00169; "PROGRAMMABLE MICROCONTROLLER ARCHITECTURE (MIXED ANALOG/DIGITAL)"; 08/07/01; 09/924,734; Snyder et al.

CYPR-CD00170; "DIGITAL CONFIGURABLE MACRO ARCHITECTURE"; 07/18/01; 09/909,045; W. Snyder
CYPR-CD00172; "CONFIGURING DIGITAL FUNCTIONS IN A DIGITAL CONFIGURABLE MACRO ARCHITECTURE"; 07/18/01; 09/909,109; W. Snyder

CYPR-CD00173; "A PROGRAMMABLE ANALOG SYSTEM ARCHITECTURE (AS AMENDED)"; 07/18/01; 09/909,047; M. Mar

CYPR-CD00174; "PROGRAMMING METHODOLOGY AND ARCHITECTURE FOR A PROGRAMMABLE ANALOG SYSTEM (AS AMENDED)"; 08/14/01; 09/930,021; Mar et al.

CYPR-CD00175; "METHOD FOR SYNCHRONIZING AND RESETTING CLOCK SIGNALS SUPPLIED TO MULTIPLE PROGRAMMABLE ANALOG BLOCKS (AS AMENDED)"; 10/01/01; 09/969,311; B. Sullam

CYPR-CD00180; "METHOD AND APPARATUS FOR PROGRAMMING A FLASH MEMORY"; 06/05/01; 09/875,599; W. Snyder

CYPR-CD00182; "IN-SYSTEM CHIP EMULATOR ARCHITECTURE"; 10/10/01; 09/975,115; Snyder et al.

CYPR-CD00187; "A CONFIGURABLE INPUT/OUTPUT INTERFACE FOR A MICROCONTROLLER"; 09/14/01; 09/953,423; Kutz et al.

CYPR-CD00199; "MULTIPLE USE OF MICROCONTROLLER PAD"; 06/26/01; 09/893,050; Kutz et al.

CYPR-CD00226; "PROGRAMMING ARCHITECTURE FOR A PROGRAMMABLE ANALOG SYSTEM"; 08/14/01; 09/929,891; Mar et al.

CYPR-CD00227; "ARCHITECTURE FOR SYNCHRONIZING AND RESETTING CLOCK SIGNALS SUPPLIED TO MULTIPLE ANALOG PROGRAMMABLE ANALOG BLOCKS"; 10/01/01; 09/969,313; B. Sullam

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060